It specificies how the whole set of internal data structures for instructions actually map into real CPU instructions, and also guides the register allocation algorithms.