|
|
|
|
|
by reflexe
942 days ago
|
|
I have been developing a product that uses vpp in production for a few years now. It is very cool to see how much you can squeeze out of cheap low power CPUs. You can easily handle tens of gbits in iMIX with a a few ARM cortex A72s. Vpp has very good documentation: https://s3-docs.fd.io/vpp/24.02/
A very cool unique feature is the graph representation for packet processing, and the ability to insert processing nodes to the graph dynamically per interface at some point in the processing using features (https://s3-docs.fd.io/vpp/24.02/developer/corearchitecture/f...) |
|
The same core will do 14.99Gbps of IPsec (aes-128-gcm, 1480 byte packets) using VPP, largely because it supports (VEX-encoded) VAES.
While these aren't ARM cortex A72s, they're quite close (cheap low power) for Intel.