|
|
|
|
|
|
by colejohnson66
965 days ago
|
|
|
Further nit: Modern x86 CPUs use PLAs to generate microops ("uops") that feed the execution engine. For complex instructions (like CPUID, RDMSR, VM-related, etc.), the microcode ("ucode", which can be updated) generates microops. The execution engine works in discrete[a] operations, hence uops. The microcode is a sequencer that tears apart ISA instructions into those uops. [a]: I'm considering fused operations (like CMP+Jcc) as single "operations" for simplicity. |
|
|