Hacker News new | ask | show | jobs
by pezezin 987 days ago
Modern DRAM doesn't address individual cells. For both DDR4 and DDR5 the minimum burst length is 64 bytes, the width of a cache line of most CPUs.