|
|
|
|
|
by dragontamer
1032 days ago
|
|
I don't think so. The only thing that's been added is bank-groups in DDR4 IMO. But all you need to know is that modern RAM is maybe 16x to 32x way parallel per stick. The interface operates are faster than RAM can respond in time, so an "Optimal" CPU will list off 32x to 64x (32x for the first stick, 32x for the 2nd stick) read/write commands before the first command ever responds. Understanding that mechanism is what that document is about (how CPUs coalesce memory and parallelizes requests). ---------------- GPUs have one additional coalesce layer given channel vs bank conflicts, and all that noise. But most GPU manuals (be they NVidia or AMD) will cover those details. |
|