|
|
|
|
|
by torusle
1034 days ago
|
|
> If you're dealing with very simple CPUs like the
> ARM M0, sure. But even the M3/M4 allows unaligned
> access. On ARM M3/M4 you have the same issue with LDRD and STRD instructions which do not allow unaligned access. Even the normal load/stores don't allow unaligned access in all cases. Try this in the peripheral memory region for starters. And things get even more complicated when the memory protection unit shakes up things. |
|