|
|
|
|
|
|
by ablated_maquis
1053 days ago
|
|
|
> "The planned fab ... [is expected to produce] wafers on TSMC’s 28/22 nanometer planar CMOS and 16/12 nanometer FinFET process technology" These are not leading node semiconductors that will be used for training AI. These are commodity chips that will be used in the automotive industry. |
|
|