|
|
|
|
|
by ksec
1058 days ago
|
|
In terms of IPC @ GB6, with an expected ~20% gain from Zen 4, Zen 5 still need another 15% improvement before it catches up to A16. But it will be interesting to see any write up on the benefits of using Zen5c ( Cache scaled down version of Zen 5 / P-Core ) instead of using a smaller but different uArch E Core as in Intel and ARM are doing. |
|
So essentially, any core should be able to handle any workload but you’d bias single-threaded tasks onto a few 5 GHz (or whatever) capable cores. And if you’re running well-threaded code across many cores, they’ll have to slow down anyway to stay within the power envelope, at which point all are effectively identical, barring the extra cache.
Only question is whether Intel saves a lot more power & area with their (IMHO crippled) efficiency cores. If they do, it ought to give Intel a cost/price advantage.