Hacker News new | ask | show | jobs
by stevefan1999 1085 days ago
Intel now extended the page table level to 5-level making this number not so valid. Granted, PL5 creates more TLB pressure and longer memory access time due to that.