[adam_walker]

> You'd be better off with a higher-level or more modern HDL that compiles to Verilog/VHDL. "Chisel" is one such.

As is Clash, the language this project was written in :) https://clash-lang.org/