|
|
|
|
|
|
by fulafel
1321 days ago
|
|
|
A web search doesn't bring up any references to this feature, other than the bus layer error coding for signal integrity in transit that is standard in LPDDR5. Non-LP (and thus Non-Apple) DDR5 does have ECC. An additional twist here is that apparently the ECC was added to DDR5 because process shrinks and memory size increases have caused an increase in bit flips, so this is needed to keep reliability at the previous non-ECC level. There's an additional "actually robust" level of ECC, which is still sold separately. [1] I guess we might ask why LPDDR5 is missing the DDR5 equivalent "keep running to stay in the same place" ECC, and what this means to reliability... [1] https://en.wikipedia.org/wiki/DDR5_SDRAM#DIMMs_versus_memory... |
|
|