[jcranmer]

Note that the size label of process nodes is almost completely uncorrelated to actual feature size. GP makes the comment that the existing ~5-7nm nodes are actually running at ~30nm gate pitch.