|
|
|
|
|
by whichquestion
1398 days ago
|
|
The "3nm process" has no bearing on the actual size of the gate's or anything like that and is purely a marketing term. https://en.wikipedia.org/wiki/3_nm_process gives a reasonable summary in its introduction. My remembrance of the specific quantum effects that you're thinking of are from quantum tunneling[1] of electrons. The problem occurs when the gate size gets small enough that electrons can pass through without the transistor being switched on, which starts to happen around 3nm. [1] https://en.wikipedia.org/wiki/Quantum_tunnelling |
|
> a 3 nm node is expected to have a contacted gate pitch of 48 nanometers and a tightest metal pitch of 24 nanometers