|
|
|
|
|
by solarexplorer
1555 days ago
|
|
In the same section the part about the SiFive optimization is also misleading. The goal of the optimization is obviously to avoid interrupting the instruction fetch. But he makes it sound like the goal was to reduce instruction count by fusing two instructions to get a single monster op with five (!) register operands. That just doesn't make sense. |
|
So the four input operands and one output operand are not a problem because that's just what two pipelines do all the time anyway.