[chj]

Is it possible to do this trick in a FPGA?

[vitiral]

I would certainly hope so. FPGAs are also asynchronous (clock signals are optional, you can do pure discrete logic)