Same problem though - you have to transpile it down to Verilog to use it in anything beyond a simulation.