[TheOtherHobbes]

Compared to x nm VLSI, TTL and ECL are ridiculously low density. And soooo sloooow.

DEC were very pleased with themselves when they got to ~40VUPs in the later ECL models, but a full modern VLSI - not FPGA - implementation wouldn't break a sweat at 1000VUPs.