|
|
|
|
|
|
by tn1
1878 days ago
|
|
|
Related: one of the de-facto netlist formats (what comes out of the synthesis tool like Yosys or Synplify Pro) is EDIF [1] which represents the design as S-Expressions. If you use Xilinx tools, the *.dcp files it generates are just ZIP archives with one of these files inside. [1] https://en.wikipedia.org/wiki/EDIF |
|
|