[kevin_thibedeau]

This is effectively what happens when HDLs are compiled into an ASIC or FPGA.