[KSS42]

Verilog has a conditional operator ?:

condition ? value_if_true : value_if_false

It is used quite extensively in ASIC design.

[bluedino]

As does C, Ruby...