[nobodywasishere]

I wrote a small blog post about using netlistsvg, yosys, and ghdl to make block diagrams for VHDL here: https://nobodywasishere.github.io/netlistsvg/

[PoachedSausage]

Thanks. Very useful.