Then look at the "output" subdirectory and you'll find a verilog generated file for each example of the parent directory.