|
|
|
|
|
by guiambros
2041 days ago
|
|
Pretty impressive; definitely interested in hearing more. Did you use your Wyre [1] language to develop it? I saw the examples on Github, and seems pretty interesting. Its cuts quite a bit of the verbosity of Verilog. I'll give it a try. [1] https://github.com/nickmqb/wyre |
|