|
|
|
|
|
|
by fulafel
2053 days ago
|
|
|
in Zen 1 and Zen 2, cores have direct or indirect access to the shared L3 cache in the same CCX. In the cross-CCX case the neighboring CCX cache can be accessed over the in-package interconnect without going through system DRAM. |
|
|