|
|
|
|
|
by kllrnohj
2049 days ago
|
|
> If Nvidia was such a key partner for TSMC then why did they get priced out of 7nm? They wanted more margins? But note that Nvidia does still use TSMC's 7nm for their largest & most expensive dies. The A100 is TSMC 7nm at a staggering 54 billion transistors on 826mm² of silicon. Nvidia retains the largest die manufactured on TSMC's 7nm. By a lot. The next largest would I think be Navi 21 at 536 mm² and 26.8 billion transistors. > Apple has also been the primary (volume) launch partner on both 7nm and 5nm Apple's die sizes & transistor counts are comparatively tiny. The first use of a new fab is pretty much always a small, low-power die. That's what yields best when yields are the lowest. See also why Snapdragons are also among the first to launch on a new TSMC node, despite those SoCs having probably the lowest margins of the high-volume stuff TSMC makes. |
|
Apple could have made the A14 much bigger and faster than the A13, but they chose to cram more chips on the wafer, which I speculate they did to have more wafers available for their bigger upcoming iPad and Mac chips.
I think you have it backwards on margins. Per square mm it’s clearly more expensive to produce an A100 die than an A13 or Snapdragon SoC due to the wasted die space and need for golden samples on the Nvidia side of things where they’re not selling any cut down dies in GeForce cards.