[coreblocks]

As an FPGA dev, I tend to think of HDLs akin to HTML than “code”. It’s just a DSL to describe a graph. Actually pretty similar to how tensorflow is designed.

[andy_ppp]

Yes would expect units of execution and different types of signal processing to come a pre-built blobs.