|
|
|
|
|
by wmf
2077 days ago
|
|
I expect Intel to still cripple some aspect of DDR5 ECC on consumer chips; maybe it will correct errors but the memory controller won't report them. Or maybe it's possible to disable ECC even though it's already implemented. I also expect servers to use two levels of ECC to provide chipkill and also to keep server RAM more expensive than consumer. |
|