[juiceandjuice]

While trying to learn HDL I felt like Verliog was more naturaly than VHDL. I didn't bother trying to learn SystemC or anything, organizing a project on Quartus or ISE is hard enough as it is with Verilog.

I need to go back to dabbling with my little Spartan3E board though.