[GeorgeTirebiter]

Is that still true in 2020? Or is the simulation getting good enough to skip the FPGA prototyping phase?

[brandmeyer]

Its still very much true. ASIC designs are described as massively parallel tiny communicating sequential processes. FPGA's are also extremely fine-grained CSP, to a degree that is much finer than anything a CPU can produce today.