|
|
|
|
|
by eb3c90
2362 days ago
|
|
I wonder if you can monitor energy usage (with an external chip) and compare it to what is expected to catch major changes. So for the FPGA you could load it with a risc-v arch and then run that arch through some performance load. If the energy usage has changed a lot it may well be doing something nefarious. Bonus points if you can have a (set of) reference fpga's in the cloud you can compare arbitrary work loads on so that it is harder to predict and be stealthy about nefarious activities. Use side-channel sources of information, where possible, to drive down the scale of changes possible. |
|
Any one of those can be turned against you.