|
|
|
|
|
|
by simcop2387
2439 days ago
|
|
|
That's likely the memory training that every modern machine has to do when first seeing new memory (or if the training data is cleared from "CMOS"). Basically they have to discover exactly how tight the timings are for each bank so they can drive the memory efficiently and properly. Timings and latency just didn't used to be so tight compared to the good old days of EDO ram. https://github.com/librecore-org/librecore/wiki/Understandin... |
|
|