|
|
|
|
|
|
by darsnack
2444 days ago
|
|
|
I guess my point is that Clash is just a high level language that transpiles to Verilog. There a plenty of languages that already do this. So your original claim that it is a Verilog or VHDL replacement isn’t accurate. We still use Verilog. Companies have been autogenerating Verilog from high level languages for decades. |
|
|