|
|
|
|
|
by ben_e
2493 days ago
|
|
I'm quite confused my Tensil, is the training of the model moved to their chips, or the final model? If the former, then are the chips locked in to whatever model they were built for, e.g. this chip only trains a multi-layer perceptron with n layers? Or are the chips re-programmable or FPGAs? If the latter, don't most models run quite quickly on CPU after training anyways? |
|