|
|
|
|
|
by gwern
2495 days ago
|
|
That doesn't really mean anything. It (and any other chip) had better be able to run at least batch size 1, and lots of people claim to have great utilization... It doesn't tell me if the limited memory is part of a deliberate tradeoff akin to a throughput/latency tradeoff, or some intrinsic problem with the speedups coming from other design decisions like the sparsity multipliers, or what. |
|
18 GiB × 6 transistors/bit ≈ .93 trillion transistors