Y
Hacker News
new
|
ask
|
show
|
jobs
by
mars4rp
2710 days ago
Use a functional language, it is way closer to verilog or vhdl. Global variables need different mental model. My experience when I switched.