|
|
|
|
|
by tankenmate
2767 days ago
|
|
And one thing that is said even less is why NAND? You can do it all with NOR gates as well if you want. The reason for NAND has to do with the switching speed, pMOS switches quicker in parallel (either transistor can get the current flowing) and nMOS switches quicker in series (either transistor can stop the current flowing); this is how a NAND gate is wired. NOR gates on the other hand have the worst of both. The fact that nMOS switches off quicker is why the most common form of dynamic logic (as opposed to static logic) implements, in effect, the bottom half of the CMOS in nMOS and the upper half using a capacitor; which holds the charge and hence pull up for the length of the clock cycle (which is why dynamic logic CPUs can't be single stepped in hardware, the clock speed is too low to hold a charge). |
|
The Apollo computer, which used bipolar instead of CMOS, indeed did use all NOR gates:
http://klabs.org/history/ech/agc_schematics/
http://mikestewart.hcoop.net/2015/09/21/interpreting-the-sch...