[absurdmind]

It would be great if they could make something like a Bluespec Verilog[0], but open source. This HDL is far better than traditional ones, IMHO.

[0] https://en.m.wikipedia.org/wiki/Bluespec