[yuhong]

I think with both DDR3 and DDR4, the number of bits in the row address depends on the DRAM density.