Hacker News new | ask | show | jobs
by Peaker 2992 days ago
Isn't the bottleneck in any sequential access case the memory bandwidth?

IOW: Are the scalar instructions slower than memory bandwidth?
1 comments
obl 2992 days ago
you can saturate memory bandwidth without SIMD, since you can issue at least 2 8-byte scalar loads per cycle. it does not leave much room for actual processing though
link