[pkaye]

I think Intel can take the same approach as AMD for some of the issues. For this remaining issue, I think there might be solutions with minimal performance impact when you are doing a full chip redesign. For example, have a separate branch prediction hardware for privileged code execution? An additional cache area for speculated reads?