Hacker News new | ask | show | jobs
by Keyframe 3092 days ago
RISC-V is an ISA, so it depends on the implementation.
1 comments

From one of the papers:

>> While makeshift processor-specific countermeasures are possible in some cases, sound solutions will require fixes to processor designs as well as updates to instruc- tion set architectures (ISAs) to give hardware architects and software developers a common understanding as to what computation state CPU implementations are (and are not) permitted to leak.