[rasz]

no need for cache-to-cache transfer, just like with invisible registers we could have cache line renaming