- single cycle ops - easy to decode ops (fixed size) - load/store architecture - lots of registers to reduce pressure on memory