[gravypod]

I have two questions:

   1. Does your code support a place where someone can implement a logic optimizer/compiler pass
   2. Can you compile to VHDL/Verilog