|
|
|
|
|
|
by tmccrmck
3175 days ago
|
|
|
I wouldn't start with Chisel as there's a lack of good documentation online. When I used it for a Berkeley class, sometimes you would feel like you hit a wall. Verilog or SystemVerilog will have much more in the way of stack overflow type of documentation. |
|
|