|
|
|
|
|
|
by Dolu
3256 days ago
|
|
|
Yes it would be, it is very easy to retarget the CPU to another memory bus. Then the Wishbone one isn't "perfect" as it can't map memories which have latencies without performance penality. It would be oky for the data bus of the cpu with or without cache, but for the instruction, without instruction cache, peak CPI would be divided by the memory latency. |
|
|