Only thing that I understood so far is that it is based on FPGA that suggest that it is experimental i.e. no ASIC yet.