http://insights.sigasi.com/opinion/jan/verilogs-major-flaw.h...
(tl;dr Verilog itself is non-deterministic)