People say that a lot, but do you have any concrete suggestions?
I find there's a big difference between testing when it's half your budget (HW), and when it's 10 or 20% (SW).
http://insights.sigasi.com/opinion/jan/verilogs-major-flaw.h...
(tl;dr Verilog itself is non-deterministic)