[zump]

What's a really well written OSS Verilog example? Trying to switch from embedded to RTL design here.